EXPRESS MAIL CERTIFICATE I hereby certify that, on the date indicated above I deposited this paper or fee with the U.S. Postal Service and that it was addressed for delivery to the Commissione of Patents & Trademarks, Washington, DC 2023 Mail Post Office to Addressee" service.

Signature

PLEASE CHARGE ANY DEFICIENCY OR CREDIT ANY EXCESS IN FEES DUE WITH RESPECT TO THIS APPLICATION TO LUCENT TECHNOLOGIES, INC. **DEPOSIT ACCOUNT NO. 12-2325**

DARBY & DARBY P.C.

805 Third Avenue New York, New York 10022 212-527-7700

Docket No: 1298/0F383US0

Date: December 20, 1999

Hon. Commissioner of Patents and Trademarks Washington, DC 20231

Sir:

Name (Print)

Enclosed please find an application for United States patent as identified below:

<u>Inventor/s</u> (name <u>ALL</u> inventors):

Sailesh CHITTIPEDDI and Sailesh Mansinh MER-

CHANT

Title: WIRE BONDING METHOD FOR COPPER INTERCONNECTS IN SEMICONDUCTOR **DEVICES**

including the items indicated:

- Specification and 20 claims: 3 indep.;17 dep.; _ multiple dep. 1.
- [x] Unexecuted Declaration and power of attorney 2.
- [] Formal drawings, _ sheets (Figs.) 3. [x] Informal drawings, 5 sheets (Figs. 1-5)

4. [X] Please charge all fees to LUCENT TECHNOLOGIES, INC. DEPOSIT ACCOUNT NO. 12-2325

\$760.00, (\$760.00 filing; \$0.00 recording; \$ surcharge) (See attached **Fee Computation Sheet**)

5 IDS (1) Reference

Respectfully submitted,

Ya-Chiao Chang Reg. No. 43,407

Attorney for Applicant(s)

Docket No.:1298/0F374

PATENT FEE COMPUTATION SHEET

| | No. of Claims Presented | Extra Claims Previously Paid For | Number of Extra Claims | Rate |
|-----------------------------|----------------------------|--|---------------------------|----------|
| Basic Fee | | | | \$760.00 |
| Total Claims | 20 - 20 | - O = O | x \$18.00 | \$0.00 |
| Independent Claims | 3 - 3 | - 0 = 0 | x \$78.00 | \$0.00 |
| Multiple Depende | ent Claims | 0 - if so, add | \$260.00 | \$0.00 |
| Surcharge for la (\$130.00) | ate submission o | f filing fee and | or declaration | \$.00 |
| SUBTOTAL | | | | \$760.00 |
| Small Entity | REDUCTION (Half | of Subtotal) . | | \$0.00 |
| Fee for recorda | tion of assignme | ent (\$40.00) | | \$0.00 |
| Charge for fili: | ng non-English l | anguage applicat | ion (\$130.00) | \$0.00 |
| TOTAL | | | | \$760.00 |

::ODMA\WORLDOX\M:\1298\0F374\KRJ3628.WPD

Date 2 Subject No. 15 9 5 8 6 0 2 5 8
I hereby certify that, on the date indicated above I
deposited this paper or fee with the U.S. Postal Service
& that it was addressed for delivery to the Commissioner
of Patents & Trademarks, Washington D.C. 25 Service
"Express Mail Post Office to Addresses Service"
Name (Print)

CHITTIPEDDI 59-108 1298/0F374

WIRE BONDING METHOD FOR COPPER INTERCONNECTS IN SEMICONDUCTOR DEVICES

5 **FIELD OF THE INVENTION**

The invention relates to the field of integrated circuits (IC) and semiconductor devices. In particular, the invention relates to wire bonding of copper interconnects when integrating microelectronic circuits with semiconductor devices.

BACKGROUND OF THE INVENTION

Packaging is a basic process in semiconductor manufacturing. Packaging of electronic circuits provides interconnections and a suitable operating environment for predominantly electrical circuits to process or store information. Electronic packages contain many electrical circuit components, e.g., resistors, capacitors, diodes and transistors. In order to form circuits, these components require interconnections.

As information systems store and process large amounts of information, a large number of circuits and interconnections is needed. In meeting that need, chips are interconnected onto plastic, ceramic or coated-metal first-level packages. The electrical connections between chip and package, referred to as chip-level interconnections, are commonly performed

15

20

materials.

5

using various chip bonding technologies, such as wire bonding and flip-chip technologies. The choice of chip bonding technology depends on the number and spacing of input/output (I/O) connections on the chip and the substrate, interconnect material selection, as well as permissible cost.

In wire bonding, very fine wires are attached to semiconductor components in order to interconnect these components with each other or with package leads. Its widespread use is primarily based on the fact that a large number or density of chip connections can be achieved with this technology, while at the same time providing a low cost per connection. Use of wire bonding is generally limited to chip bonding aluminum-based interconnect

Flip-chip technology is often utilized over wire bonding for increased input/output (I/O) efficiency and greater speed in the IC since interconnect delays are minimized. In flip-chip bonding, a leadless, monolithic structure contains circuit elements designed to electrically and mechanically interconnect to a circuit by means of an appropriate number of bumps located on the face of a chip, which are covered by a conductive bonding agent.

Conventional designs utilize aluminum (AI) or aluminum alloys as the basic interconnect material for bonding pads in chip bonding. There is a trend in the art, however, to migrate from aluminum-based interconnect Francisco Constitution of the Constitution of

5

materials to other substances such as Copper (*Cu*). Copper, with its low resistivity, is an excellent material for the ever smaller wires in integrated circuits and provides better circuit performance and device reliability. Copper, nevertheless, has properties that are detrimental to semiconductor devices because it readily oxidizes in air at typical operating temperatures. Copper is also highly corrosive and contaminates semiconductor devices quickly if it is not isolated from other materials in the semiconductor. Due to these chemically active properties of copper, it is not feasible to utilize wire bonding when chip bonding copper interconnect materials. Consequently, the convention in the art is to utilize the flip-chip method to chip bond copper interconnects.

Figure 1 illustrates a conventional flip-chip bonding process. The conventional flip-chip bonding process is described in *Microelectronics Packaging Handbook*, Rao R. Tummala and Eugene J. Rymaszewski (eds.), Van Nostrand Reinhold, New York (1989), pages 366-382. Referring to Figure 1, flip-chip bonding utilizes solder bumps 12 deposited on wettable metal terminals on a Chip 14 and a matching array or arrangement of solder wettable terminals 16 on Substrate 18. Chip 14, which is upside-down, is aligned with Substrate 18, and solder joints formed by solder bumps 12 and metal terminals 16 are made simultaneously by heating and reflowing solder bumps 12.

Flip-chip technology is more expensive than wire bonding and

15

15

20

5

requires a higher capital cost in process equipment. Moreover, compared with wire bonding, flip-chip technology requires additional process steps. For example, flip-chip bonding requires an underbump metallization structure that has to be deposited and patterned prior to the formation of the solder bumps. The underbump metallurgy often contains three or more complex metallization layers that must be deposited and patterned. The additional deposition processes result in increased cost in manufacturing the semiconductor device, often requiring additional assembly work performed in-house or by outside contractors. Moreover, the patterning processes require complex lithographic and etching process steps that add to the manufacturing cost. Furthermore, complex processes are necessary for the fabrication of the solder bumps which require solder deposition, patterning and reflow process steps.

Therefore, what is needed in the art is an optimized method of manufacturing semiconductor devices with copper interconnects, and more particularly, a method that is more cost efficient than flip-chip technology but uses manufacturing equipment commonly available in the art (such as equipment conventionally available in wire bonding).

SUMMARY OF THE INVENTION

The present invention uses wire bonding technology to bond

Rose the state of the state of

5

interconnect materials that oxidize easily by using a wire with stable oxidation qualities. A passivation layer is formed on the semiconductor substrate to encapsulate the bonding pad made from the interconnect material such that the wire bonds with the passivation layer itself, not with the interconnect material. The passivation layer is selected to be a material that is metallurgically stable when bonded to the interconnect material. Since the wire is stable compared with the interconnect material, *i.e.*, it does not readily corrode, a reliable mechanical and electrical connection is provided between the semiconductor device (interconnect material) and the wire, with the passivation layer disposed therebetween.

The invention is economically advantageous that it utilizes a relatively low-cost wire bonding technology, which does not require additional equipment and capital investment. In addition, the invention efficiently completes the chip bonding process without requiring extra metallization steps.

15

BRIEF DESCRIPTION OF THE DRAWINGS

Other features and advantages of the invention will be apparent from the following detailed description when read in conjunction with the accompanying drawings. The drawings are intended to illustrate only one portion of an integrated circuit fabricated in accordance with the invention and

15

20

5

will be understood as not being drawn to scale except if specifically noted, the emphasis instead being placed upon illustrating the principles of the invention. In the accompanying drawings:

Figure 1 illustrates a conventional flip-chip bonding process;

Figures 2(a), 2(b), 2(c) and 2(d) illustrate a conventional wire bonding process;

Figures 3(a), 3(b), 3(c) and 3(d) illustrate the methodology of the present invention used in a wedge bonding process;

Figure 4 is a flow diagram illustrating the methodology of the present invention;

Figures 5(a) and 5(b) illustrate another embodiment of the present invention in which the methodology of the invention is applied to a semiconductor device using a bonding pad.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Conventional designs utilize aluminum (AI) or aluminum alloys as the basic interconnect material for bonding pads in chip bonding. Aluminum-based materials are used because of their oxidation/passivation qualities and their ease of construction with economical technologies such as wire bonding. The current trend in the art, however, is a migration from aluminum-based

15

20

5

interconnect materials to other substances such as Copper (*Cu*). Copper, with its low resistivity, is an excellent material for the ever smaller wires in integrated circuits and provides better circuit performance and device reliability. Use of copper as the interconnect material is desirable because it significantly lowers the resistance of the interconnect systems.

Copper, nevertheless, has properties that are detrimental to semiconductor devices because it readily oxidizes in air at typical operating temperatures. Copper is also highly corrosive and contaminates semiconductor devices quickly if it is not isolated from other materials in the semiconductor. Because of these chemically active qualities of copper, it is simply not feasible to use wire bonding when chip bonding copper interconnects. As a result, even though wire bonding is more economical, the convention in the art is to use flip-chip technology when chip bonding copper interconnect materials.

Figures 2(a), 2(b), 2(c) and 2(d) illustrate a conventional wire bonding method as utilized in a bonding process. Bonding is generally performed using a gold (Au) wire. The wires are bonded, one at a time, to the substrate. Figure 2(a) illustrates a gold wire 20 in a capillary 22 that is ready for bonding to the substrate 24. Referring to Figure 2(b), the substrate 24 is heated and the gold wire 20 is wedge bonded onto the substrate 24 in accordance with conventional wedge bonding methods. Figures 2(c) and 2(d)

15

20

5

illustrate the top view and side view, respectively, of the ball bond and wedge bond formed in the conventional process. The bonding can be accomplished by simultaneously applying a vertical load or ultrasonically exciting the gold wire. Referring to Figure 2(d), the connecting wire 20 connects the ball bond 25 of the first bonding site on the left, *e.g.*, an input/output (I/O) pad on a semiconductor device (26), and the wedge bond 27 on the second bonding site on the right, *e.g.*, an I/O pad on a package, lead frame or any other substrate (28).

For better circuit performance and cost-effectiveness, copper can be used as the interconnect material for the bonding pad on the substrate, instead of aluminum. However, it is simply not feasible to bond the wire directly to copper because copper contaminates very easily, and quickly forms a dense oxide layer that cannot be penetrated with gold or aluminum-based wire bonding technologies. The existing technologies work for the bonding of either gold wires or aluminum wires to aluminum interconnects. Nevertheless, the existing technologies do not work for the bonding of gold or aluminum wires to copper interconnects, since copper is easily oxidized. The convention in the art is to abandon wire bonding altogether and use flip-chip technology to bond the wire with copper interconnect material.

Reference is now made in detail to an embodiment of the invention

15

20

5

that illustrates the best mode presently contemplated by the inventors for practicing the invention. Other embodiments are also described herein.

The invention provides a novel method of using wire bonding technology for bonding the wire with interconnect material such as copper that otherwise oxidizes easily. According to the invention, a passivation layer is formed to encapsulate the interconnect material such that the wire bonds with the passivation layer, but not with the interconnect material. The passivation layer is selected to form a stable metallurgical bond with the interconnect material. As a result, a reliable mechanical and electrical connection is provided between the semiconductor device (interconnect material) and the wire, with the passivation layer disposed therebetween.

In a specific embodiment of the invention, tantalum (Ta) is used to encapsulate the copper interconnect material. An aluminum (or aluminum alloy) wire, as opposed to a gold wire, is used in the wire bonding process. The aluminum (AI) wire bonds well with the Ta layer, instead of the Cu interconnect, and forms an intermetallic compound tantalum aluminide ($TaAI_3$). The Cu bond pad is fabricated using techniques well known in the art for wire bonding with the AI wire. The Ta layer is then deposited onto the substrate, patterned and etched to encapsulate the Cu bond pad. The Ta layer performs the function of a passivation layer, protecting the underlying Cu bond pad and interconnect

15

20

5

material. A stable metallurgical compound, $TaAI_3$, is then formed between the Ta layer and the AI wire.

Figures 3(a), 3(b), 3(c) and 3(d) illustrate a wedge bonding process according to the invention. As shown in Figure 3(a), the wire 30 used in this wedge bonding process is an AI wire. Note that an aluminum alloy wire can also be used in the wedge bonding process according to the invention. A passivation layer 32 is overlaid on the surface of the substrate 34, encapsulating the Cu interconnect 31. Referring to Figure 3(b), a wedge bond 36 between the AI wire 30 and the substrate 34 is formed under load or ultrasonic excitation. Note that the wedge bond 36 is not directly formed on the surface of the Cu interconnect 31. Instead, the wedge bond 36 is formed in the Ta passivation layer 32, which encapsulates the Cu interconnect 31. The Ta layer 32 bonds well with the AI wire 30 as it forms an intermetallic compound $TaAI_3$, which facilitates the forming of a strong metallurgical bond (i.e., wedge bond 36) with the Cu interconnect 31.

Figures 3(c) and 3(d) show top and side views, respectively, of the wedge bond 36 and the *Ta* passivation layer 32. The wedge bond formed at both bonding sites, along with *AI* wire 30, connects the first bonding site on the left, *e.g.*, an input/output (I/O) pad on a semiconductor device (38), and the second bonding site on the right, *e.g.*, an I/O pad on a package, lead frame or

5

any other substrate (34).

The thickness of the Ta layer 32 is selected such that it reacts with the Cu bond pad to form a metallurgical bond, and also reacts with the AI wire 30. In a preferred embodiment of the present invention, the thickness of the Ta layer 32 is between 300 to 1000 angstroms (Å). A portion of the Ta layer 32 bonds with the Cu bond pad, while another portion thereof forms the $TaAI_3$ compound. Much of the Ta passivation layer 32 is consumed to form $TaAI_3$. The unreacted portion of the Ta layer 32 forms a sound metallurgical and mechanical bond with the Cu bond pad.

In an alternate embodiment of the present invention, AI-coated gold (Au) wire can also be used in the wedge bonding process. In yet another embodiment, an external heat treatment of 200 to 400 Celsius is performed immediately after the wire bonding process to ensure the formation of a sound bond.

15

20

Figure 4 is a flow diagram that illustrates the methodology of the invention. Referring to Figure 4, a substrate with Cu interconnect is first formed in Step 401. The Cu bond pad is fabricated in Step 402. The Ta layer is deposited onto the substrate in Step 403. The Ta layer is then patterned and etched to encapsulate the Cu bond pad in Step 404. Patterning techniques may include negative tone pad masking and photoresist patterning. The patterning

15

20

5

process may be performed during deposition using metal masks or lift-off techniques. The patterning can also be done by photolithography and etching of a blanket deposition.

Referring to Step 405, the AI wire is wedge bonded with the Ta layer. An intermetallic compound $TaAI_3$ is formed in Step 406. A portion of the Ta layer bonds with the Cu bond pad, while another portion thereof forms the $TaAI_3$ compound (Step 406). Much of the Ta layer is consumed to form $TaAI_3$. The unreacted portion of the Ta layer forms a sound metallurgical and mechanical bond with the Cu bond pad (Step 407). A strong wire bond between the AI wire and the substrate, with the Cu interconnect, the Ta layer and $TaAI_3$ compound therebetween, is formed. Note that many variations of films (such as thin or thick film processes) and materials can be used in implementing the methodology of the invention.

Figures 5(a) and 5(b) illustrate a specific embodiment of the invention as applied to a semiconductor device that uses *Cu* interconnect material as the bonding pad for wire bonding. Referring to Figure 5(a), a Bonding Pad 50 is formed on a Substrate 52 (which can be any IC structure) using metal (*e.g.*, *Cu*) interconnect as the bonding pad. A passivation layer (54) of *Ta* is then deposited onto Substrate 52, encapsulating the *Cu* interconnect. Substrate 52 may comprise a semiconductor substrate having devices formed

15

5

therein. Substrate 52 may also include a multi-layered interconnect structure formed over the semiconductor substrate connecting the devices. Furthermore, the multi-layered interconnect structure may comprise multiple levels of metal interconnects, *e.g.*, *Cu* interconnect. The *Cu* interconnect may be formed by a damascene process or by dry etching.

Figure 5(b) is an illustration of the wedge bonding of the invention as applied to a semiconductor device using *Cu* interconnect as the bonding pad. A bond (58) is formed at the point of contact between *Al* Wire 56 and Bonding Pad 50 overlaying Substrate 52. Instead of wire bonding to Bonding Pad 50 directly, *Al* Wire 56 and Passivation Layer 54 of *Ta* forms an *TaAl*₃ intermetallic compound. The *TaAl*₃ compound, which is a part of Wedge Bond 58, forms on top of Passivation Layer 54 to bond *Al* Wire 56 to Substrate 52. Substrate 52 may then be packaged in a plastic or hermetic package.

The invention is economically advantageous that it utilizes a relatively low-cost wire bonding technology, which does not require additional equipment and capital investment. In addition, the invention efficiently completes the chip bonding process without requiring extra metallization steps. Thus, erosive oxidation effects of interconnect materials are prevented in a cost-effective and process-efficient manner.

While the invention has been particularly shown and described with

reference to the preferred embodiments thereof, the embodiments are not intended to be exhaustive or to limit the invention to the precise forms disclosed herein. It will be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the invention. Similarly, any process steps described may be interchangeable with other steps in order to achieve substantially the same result. The scope of the invention is defined by the following claims and their equivalents.

WE CLAIM:

1

2

3

4

5 that at the star with made and the sale than 9 the track of the sale than 10 the sale than 10 the track of the sale than 10 the track of the sale than 10 the track of the sale than 10 the sale than 10 the track of the sale than 10 the track of the sale than 10 the sale than 1

1

2

3

1

2

3

1. A wire bonding method, comprising the steps of:

forming a semiconductor substrate with a copper (Cu) interconnect material;

fabricating a copper (Cu) bond pad;

depositing a tantalum (Ta) layer onto the substrate;

patterning and etching the tantalum (Ta) layer; and

bonding an aluminum (Al) wire with the tantalum (Ta) layer;

wherein a portion of the tantalum (Ta) layer bonds with the copper (Cu) bond pad, and another portion of the tantalum (Ta) layer forms a tantalum aluminide (TaAl₃) compound.

- 2. The method of claim 1, wherein the wire is a wire selected from the group consisting of an aluminum wire, an aluminum alloy wire, and an aluminum-coated gold wire.
- 3. The method of claim 1, wherein thickness of the tantalum (Ta) layer is controlled such that a portion of the tantalum (Ta) layer bonds with the copper (Cu) bond pad, and another portion of the tantalum (Ta) layer

9.

1

| 1 |
|---|
| 2 |
| 3 |
| 4 |
| 5. 1 6 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| 10 that are |
| 1 |

3

1

2

2

interconnect structure.

10. A wire bonding method, comprising the steps of:

forming a passivation layer on a semiconductor substrate;

bonding a wire onto the passivation layer; and

encapsulating a bond pad made from an interconnect material, wherein the wire is more metallurgically stable than the interconnect material;

wherein a portion of the passivation layer forms a metallurgical bond with the interconnect material;

wherein a mechanical and electrical connection is provided between the interconnect material and the wire, with the passivation layer disposed therebetween.

- 11. The method of claim 10, wherein the wire is a wire selected from the group consisting of an aluminum wire, an aluminum alloy wire, and an aluminum-coated gold wire.
- 12. The method of claim 10, wherein the passivation layer is a tantalum (Ta) layer.

interconnect structure.

13.

1

2

2

1

2


- 18. The device of claim 16, wherein the tantalum (Ta) layer is bonded with the copper (Cu) bond pad using wedge bonding.
- 19. The device of claim 16, wherein the substrate is packaged in one of the group consisting of a plastic package and a hermetic package.
- 20. The device of claim 16, wherein thickness of the tantalum (Ta) layer is between 300 to 1000 angstroms (Å).


10

ABSTRACT OF THE INVENTION

The present invention uses wire bonding technology to bond interconnect materials that oxidize easily by using a wire with stable oxidation qualities. A passivation layer is formed on the semiconductor substrate to encapsulate the bonding pad made from the interconnect material such that the wire bonds with the passivation layer itself, not with the interconnect material. The passivation layer is selected to be a material that is metallurgically stable when bonded to the interconnect material. Since the wire is stable compared with the interconnect material, *i.e.*, it does not readily corrode, a reliable mechanical and electrical connection is provided between the semiconductor device (interconnect material) and the wire, with the passivation layer disposed therebetween.

FIGURE 1 (PRIOR MRT)









FIGURE 2 (PRIOR ART)

1 b






FIGURE 4




FIGURE 5

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Declaration and Power of Attorney

As the below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled WIRE BONDING METHOD FOR COPPER INTERCONNECTS IN SEMICONDUCTOR DEVICES the specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by an amendment, if any, specifically referred to in this oath or declaration.

I acknowledge the duty to disclose all information known to me which is material to patentability as defined in Title 37, Code of Federal Regulations, 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

None

I hereby claim the benefit under Title 35, United States Code, 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

None

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

I hereby appoint the following attorney(s) with full power of substitution and revocation, to prosecute said application, to make alterations and amendments therein, to receive the patent, and to transact all business in the Patent and Trademark Office connected therewith:

| Lester H. Birnbaum | (Reg. No. 25830) |
|------------------------------------|------------------|
| Richard J. Botos | (Reg. No. 32016) |
| Jeffery J. Brosemer | (Reg. No. 36096) |
| Kenneth M. Brown | (Reg. No. 37590) |
| Craig J. Cox | (Reg. No. 39643) |
| Donald P. Dinella | (Reg. No. 39961) |
| Guy Eriksen | (Reg. No. 41736) |
| Martin I. Finston | (Reg. No. 31613) |
| James H. Fox | (Reg. No. 29379) |
| William S. Francos | (Reg. No. 38456) |
| Barry H. Freedman | (Reg. No. 26166) |
| Julio A. Garceran | (Reg. No. 37138) |
| | (Reg. No. 37150) |
| Mony R. Ghose | (Reg. No. 36528) |
| Jimmy Goo | (Reg. No. 36535) |
| Anthony Grillo | (Reg. No. 27336) |
| Stephen M. Gurey John M. Harman | (Reg. No. 38173) |
| Michael B. Johannesen | (Reg. No. 35557) |
| | (Reg. No. 38944) |
| Mark A. Kurisko | (Reg. No. 39260) |
| Irena Lager Christopher N. Molyana | , • |
| Christopher N. Malvone | (Reg. No. 34866) |
| Scott W. McLellan | (Reg. No. 30776) |
| Martin G. Meder | (Reg. No. 34674) |
| John C. Moran | (Reg. No. 30782) |
| Michael A. Morra | (Reg. No. 28975) |
| Gregory J. Murgia | (Reg. No. 41209) |
| Claude R. Narcisse | (Reg. No. 38979) |
| Joseph J. Opalach | (Reg. No. 36229) |
| Neil R. Ormos | (Reg. No. 35309) |
| Eugen E. Pacher | (Reg. No. 29964) |
| Jack R. Penrod | (Reg. No. 31864) |
| Daniel J. Piotrowski | (Reg. No. 42079) |
| Gregory C. Ranieri | (Reg. No. 29695) |
| Scott J. Rittman | (Reg. No. 39010) |
| Eugene J. Rosenthal | (Reg. No. 36658) |
| Bruce S. Schneider | (Reg. No. 27949) |
| Ronald D. Slusky | (Reg. No. 26585) |
| David L. Smith | (Reg. No. 30592) |
| Patricia A. Verlangieri | (Reg. No. 42201) |

John P. Veschi (Reg. No. 39058)
David Volejnicek (Reg. No. 29355)
Charles L. Warren (Reg. No. 27407)
Jeffrey M. Weinick (Reg. No. 36304)
Eli Weiss (Reg. No. 17765)

I hereby appoint the attorney(s) on ATTACHMENT A as associate attorney(s) in the aforementioned application, with full power solely to prosecute said application, to make alterations and amendments therein, to receive the patent, and to transact all business in the Patent and Trademark Office connected with the prosecution of said application. No other powers are granted to such associate attorney(s) and such associate attorney(s) are specifically denied any power of substitution or revocation.

| Full name of sole inventor (or 1st joint inventor): Sailesh CHITTIPEDDI | | | | |
|---|---|--|--|--|
| Inventor's signature | Date | | | |
| | Sailesh Chittipeddi | | | |
| Residence: Allentown, Pa | A | | | |
| Citizenship: USA | | | | |
| Post Office Address: | 308 Lenape Trail Allentown, PA 18104 | | | |
| Full name of 2nd joint inventor: Sailesh Mansinh MERCHANT | | | | |
| Inventor's signature | Date | | | |
| Residence: Orlando, FL | | | | |
| Citizenship: USA | | | | |
| Post Office Address: 8214 Vineland Oaks Boulevard Orlando, FL 32835 | | | | |

ATTACHMENT A

Attorney Name(s): MELVIN C. GARNER Reg. No.: 26,272

JOSEPH B. LERCH 26,936

YA-CHIAO CHANG 43,407

Telephone calls should be made to Darby & Darby at:

Phone No.: (212) 527-7700

Fax No.: (212) 753-6237

All written communications are to be addressed to:

DARBY & DARBY 805 Third Avenue New York, NY 10022

::ODMA\WORLDOX\M:\1298\0F374\KRJ3631.WPD